Notice of References Cited Application/Control No. 10/010,572 Examiner Ayal I. Sharon Applicant(s)/Patent Under Reexamination CAVANAGH ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	C	US-			
	O	US-			
	Е	US-			
	F	US-			
	G	US-			
	н	US-			
	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)		
	υ	Agrawal, P. et al. "A Hardware Logic Simulation System." IEEE Transactions on CAD of Integrated Circuits and Systems. Jan. 1990. Vol. 9, Issue 1, pp.19-29.		
	٧	Agrawal, P. et al. "Architecture and Design of the MARS Hardware Accelerator." Proc. of the 24th ACM/IEEE Conf. on Design Automation. 1987. pp.101-107.		
	W			
	x			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.